[cvs] / xvidcore / src / motion / ia64_asm / calc_delta_1.s Repository:
ViewVC logotype

View of /xvidcore/src/motion/ia64_asm/calc_delta_1.s

Parent Directory Parent Directory | Revision Log Revision Log


Revision 1.1 - (download) (annotate)
Tue Jul 16 12:02:27 2002 UTC (21 years, 8 months ago) by ia64p
Branch: MAIN
CVS Tags: cvs-head, release-1_1_3-final, release-1_0_0, release-1_0_1, release-1_0_2, release-1_0_3, release-1_1_0, release-1_1_3, release-1_1_2, release-1_1_1-final, tag-branching-20020904, release-0_9_0, release-1_2_0, tag-merging-20040322, release-0_9_1, branch-release-1-0, release-0_9_2, release-1_1_0_final, tag-branching-1_2_0, merged-dev-api-3
Branch point for: release-1_1-branch, release-0_9_1-fixes, release-1_0-branch, dev-api-4, release-1_2-branch, dev-api-3, Isibaar
Global assembler optimization of halfpel8_refine, via inlinig of sad for ia64
	;; 
	getf.sig ret0 = fmv
	add mpr[0] = mpr[0], mpr[1]
	add mpr[2] = mpr[2], mpr[3]
	add mpr[4] = mpr[4], mpr[5]
	add mpr[6] = mpr[6], mpr[7]
	;; 
	add mpr[0] = mpr[0], mpr[2]
	add mpr[4] = mpr[4], mpr[6]
	mov component[0] = dx
	mov component[1] = dy
	
	cmp.ne non0_2, p0 = 0, dx
	cmp.gt neg_2, p0 = 0, dx
	
	.pred.rel "mutex", p32, p36	//non0_0, neg_0
 
	cmp.ne non0_3, p0 = 0, dy
	cmp.gt neg_3, p0 = 0, dy
	;;
	.pred.rel "mutex", p33, p37	//non0_1, neg_1

	add iSAD = iSAD, ret0
	add mpr[8] = mpr[0], mpr[4]
(neg_2)	sub component[0] = 0, component[0]	//abs
(neg_3)	sub component[1] = 0, component[1]	//abs
	;; 

No admin address has been configured
ViewVC Help
Powered by ViewVC 1.0.4